Yield Simulation for Integrated Circuits is popular PDF and ePub book, written by D.M. Walker in 2013-04-17, it is a fantastic choice for those who relish reading online the Computers genre. Let's immerse ourselves in this engaging Computers book by exploring the summary and details provided below. Remember, Yield Simulation for Integrated Circuits can be Read Online from any device for your convenience.

Yield Simulation for Integrated Circuits Book PDF Summary

In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself.

Detail Book of Yield Simulation for Integrated Circuits PDF

Yield Simulation for Integrated Circuits
  • Author : D.M. Walker
  • Release : 17 April 2013
  • Publisher : Springer Science & Business Media
  • ISBN : 9781475719314
  • Genre : Computers
  • Total Page : 214 pages
  • Language : English
  • PDF File Size : 10,7 Mb

If you're still pondering over how to secure a PDF or EPUB version of the book Yield Simulation for Integrated Circuits by D.M. Walker, don't worry! All you have to do is click the 'Get Book' buttons below to kick off your Download or Read Online journey. Just a friendly reminder: we don't upload or host the files ourselves.

Get Book

Defect and Fault Tolerance in VLSI Systems

Defect and Fault Tolerance in VLSI Systems Author : C.H. Stapper,V.K. Jain,Gabriele Saucier
Publisher : Springer Science & Business Media
File Size : 36,8 Mb
Get Book
Higher circuit densities, increasingly more complex application ohjectives, and advanced packaging t...

VLSI Design for Manufacturing Yield Enhancement

VLSI Design for Manufacturing  Yield Enhancement Author : Stephen W. Director,Wojciech Maly,Andrzej J. Strojwas
Publisher : Springer Science & Business Media
File Size : 17,8 Mb
Get Book
One of the keys to success in the IC industry is getting a new product to market in a timely fashion...

Integrated Circuit Test Engineering

Integrated Circuit Test Engineering Author : Ian A. Grout
Publisher : Springer Science & Business Media
File Size : 30,6 Mb
Get Book
Using the book and the software provided with it, the reader can build his/her own tester arrangemen...

Fault Tolerant Systems

Fault Tolerant Systems Author : Israel Koren,C. Mani Krishna
Publisher : Morgan Kaufmann
File Size : 18,7 Mb
Get Book
Fault-Tolerant Systems, Second Edition, is the first book on fault tolerance design utilizing a syst...